Electrical characterization of thulium silicate interfacial layers for integration in high-k/metal gate CMOS technology
نویسندگان
چکیده
This work presents a characterization of the electrical properties of thulium silicate thin films, within the scope of a possible application as IL (interfacial layer) in scaled high-k/metal gate CMOS technology. Silicate formation is investigated over a wide temperature range (500–900 C) through integration in MOS capacitor structures and analysis of the resulting electrical properties. The results are compared to those obtained from equivalent devices integrating lanthanum silicate interfacial layers. The thulium silicate IL is formed through a gate-last CMOS-compatible process flow, providing IL EOT of 0.1–0.3 nm at low formation temperature and interface state density at flatband condition below 2 10 cm 2 eV . The effects of a possible integration in a gate-first process flow with a maximum thermal budget of 1000 C are also evaluated, achieving an IL EOT of 0.2–0.5 nm, an interface state density at flatband condition 1 10 cm 2 eV 1 and a reduction in gate leakage current density of one order of magnitude compared to the same stack without IL. 2014 Elsevier Ltd. All rights reserved.
منابع مشابه
Channel thickness dependency of high-k gate dielectric based double-gate CMOS inverter
This work investigates the channel thickness dependency of high-k gate dielectric-based complementary metal-oxide-semiconductor (CMOS) inverter circuit built using a conventional double-gate metal gate oxide semiconductor field-effect transistor (DG-MOSFET). It is espied that the use of high-k dielectric as a gate oxide in n/p DG-MOSFET based CMOS inverter results in a high noise margin as well...
متن کاملAdvanced high-k dielectric stacks with polySi and metal gates: Recent progress and current challenges
The paper reviews our recent progress and current challenges in implementing advanced gate stacks composed of high-j dielectric materials and metal gates in mainstream Si CMOS technology. In particular, we address stacks of doped polySi gate electrodes on ultrathin layers of high-j dielectrics, dual-workfunction metal-gate technology, and fully silicided gates. Materials and device characteriza...
متن کاملEffect of Thermal Budget on the Electrical Characterization of Atomic Layer Deposited HfSiO/TiN Gate Stack MOSCAP Structure
Metal Oxide Semiconductor (MOS) capacitors (MOSCAP) have been instrumental in making CMOS nano-electronics realized for back-to-back technology nodes. High-k gate stacks including the desirable metal gate processing and its integration into CMOS technology remain an active research area projecting the solution to address the requirements of technology roadmaps. Screening, selection and depositi...
متن کاملProcess Optimization and Integration of Hfo2 and Hf-silicates
We have established in-line characterization techniques for analyzing the bulk and interface-charge properties of dielectric films, for process optimization. Surface charge analysis (SCA) is used to determine the densities of interface states, fixed charge, and near-interface traps in ultra-thin dielectrics, and is useful for tracking the influence of post-deposition processing on interface-cha...
متن کاملNovel Heterogeneous Integration Technology of III–V Layers and InGaAs FinFETs to Silicon
wileyonlinelibrary.com recent rich advancements in strain engineering, [ 2 ] metal gate stack with high-k dielectrics, [ 3 ] and transistor architecture, [ 4 ] up to the development of Si FinFET devices adopted in current CMOS technology. It is expected that downscaling of Si-based technology will eventually reach its physical limits below 10 nm technology node, a bottleneck that research now t...
متن کامل